

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : D. CHIDAMBARRAO et al. Conf. No. 2585
U.S. Patent No. : 7,037,770 Group Art unit: 2812
Filed : October 20, 2003 Examiner: S. D. Isaac
For : **STRAINED DISLOCATION-FREE CHANNELS FOR CMOS AND
METHOD OF MANUFACTURE**

COMPLETION OF RECORD

Commissioner for Patents
U.S. Patent and Trademark Office
Customer Service Window, Mail Stop _____
Randolph Building
401 Dulany Street
Alexandria, VA 22314

Sir :

In accordance with the duty of disclosure under 37 C.F.R. § 1.56 and supplemental to the Information Disclosure Statements filed on October 20, 2003 and August 24, 2005, applicant respectfully brings the following documents, listed on the attached form PTO-1449, to the attention of the Examiner in charge of the above-identified application.

Further to the U.S. Patent and Trademark Office's decision to waive the requirement under 37 C.F.R. § 1.98 (a)(2)(i), copies of the U.S. patents and U.S. published patent applications are not enclosed herewith. However, if any copies are needed, the Examiner is respectfully requested to contact the undersigned.

To complete the record, Applicant has listed documents on the attached PTO-1449 Form, which were provided in an International Search Report and Written Opinion for PCT/US04/34528, which is a family member of the above identified Patent. The International Search Report and Written Opinion is attached hereto. The documents cited in the International Search Report are listed on the attached PTO-1449 Form.

U.S. Patent 6,399,970 has already been cited by the Examiner. U.S. Patent 6,399,970 is an "X" and "Y" with regard to certain claims; whereas, the remainder of the cited references cited herein are "Y" references.

Should there be any questions concerning this application, the Examiner is invited to contact the undersigned at the below listed telephone number.

Respectfully submitted,
Dureseti CHIDAMBARRAO *et al.*

A handwritten signature in black ink, appearing to read "Andrew M. Calderon", written over a horizontal line.

Andrew M. Calderon
Reg. No. 38,093

Greenblum and Bernstein P.L.C.
1950 Roland Clarke Place
Reston, VA 20191
(703) 716-1191

FORM PTO-1449

U.S. Department of Commerce
Patent and Trademark OfficeAtty. Docket No.
P27168Application No.
10/687,608INFORMATION DISCLOSURE STATEMENT
BY APPLICANT

(Use several sheets if necessary)

Applicant
Dureseti CHIDAMBARRAO et al.Filing Date
February 20, 2005Group
2812

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER							DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
		6	3	9	9	9	7	0	06/04/02	Kubo et al.			
		6	7	9	0	6	9	9	09/15/04	Vossenberget al.			
		5	6	8	3	9	3	4	11/01/97	Candelaria			

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER							DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES NO	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

		Stanley Wold and Richard N. Tauaber, "Silicon Processing for the VLSI Era." Latice Press, 2000, Second Edition, Vol. 1, pp 256-257.

EXAMINER

DATE CONSIDERED

*EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.